JobsEmulation Verification Engineer
Apple logo

Emulation Verification Engineer

Apple

Location

USA (Multiple Locations)

Type

Full-time

Posted

5/5/2026

Compensation

Not listed

Undergraduate with 2+ Years of Experience
Approval 98.9%·Filings 5,543·New hires 2,691·
👑 Elite Sponsor
·FY 2025

Job description

This role is focused on joining Apple's design verification team, specifically in the creation, deployment, and support of sophisticated emulation environments. The position involves collaborating with various teams including Architecture, Design, and Software to verify large System on Chips (SoCs) using emulation. Candidates will work on porting designs to the Palladium platform and executing detailed emulation test plans. The role requires a strong background in design verification and emulation tools.

Requirements

  • Minimum of a Bachelor's degree and 10 years of relevant industry experience.
  • Understanding of the tool flow from RTL to Emulation.
  • Good understanding of any Standard Emulator such as Palladium, Veloce, Zebu, or FPGA like Xilinx, Altera.
  • Proven design verification skills.
  • Experience in writing synthesizable SystemVerilog/Verilog code and SystemVerilog assertions.
  • Experience with System Verilog verification environments including C/C++ DPI and UVM.
  • Experience with writing and debugging test firmware.
  • Experience in any scripting languages such as Perl, Python, or TCL.
  • Excellent analytical and debugging skills.
  • Experience in UVM Acceleration is a plus.

Responsibilities

  • Collaborate closely with Architecture, Design, DV, Silicon Validation, Power, and Software teams to bring up large SoCs on the emulation platform.
  • Develop and apply synthesizable monitors, checkers, and stimulus on the emulation platform.
  • Prepare and complete the test plan and perform reviews with multi-functional teams.
  • Perform low power testing on the emulation platform.
  • Develop code for design and verification that aids with emulation activities using Verilog, System Verilog, or UVM.
  • Develop random stimulus infrastructure by reusing existing UVM simulation constraints.

Benefits

  • Employees at Apple are often offered comprehensive benefits that support physical and mental well-being—flexible medical plans, confidential counseling, onsite wellness centers at major campuses, and resources for fitness and daily life. Families typically receive fertility support, paid parental leave with gradual return, caregiving leave, and dependent-care guidance, while financial perks commonly include stock grants (with purchase discounts), 401(k) matching, and income-protection coverage. Employees also see robust time off, Apple University learning and tuition reimbursement, donation matching and paid volunteer hours, and deep product and partner discounts.

Is this posting expired or inaccurate?