JobsSOC Design Verification Engineer
Intel logo

SOC Design Verification Engineer

Intel

Location

USA (Multiple Locations)

Type

Full-time

Posted

5/22/2026

Compensation

$164,470 - $269,100 per year

Undergraduate with 5+ Years of Experience
Master's with 2+ Years of Experience
PhD Entry-Level
Approval 96.6%·Filings 2,117·New hires 632·
💎 Strong Sponsor
·FY 2025

Job description

This role at Intel focuses on functional logic verification of integrated SoCs to ensure designs meet specifications. The team is dedicated to innovation and collaboration, working on advanced technology that empowers digital lives. Candidates will engage in developing verification plans and executing tests to analyze performance and uncover bugs. The position requires strong technical expertise and a commitment to continuous improvement in verification methodologies.

Requirements

  • Bachelor's degree in Electrical Engineering, Computer Science, or a related field with 6 or more years of industry experience.
  • Master's degree in Electrical Engineering, Computer Science, or a related field with 4 or more years of industry experience.
  • PhD in Electrical Engineering, Computer Science, or a related field with 2 or more years of industry experience.
  • 6+ years experience in OVM/UVM methodologies and System Verilog-based constrained random verification.
  • Experience in developing and executing verification test plans, including debugging and coverage closure.
  • Proficiency in scripting languages to facilitate automation.

Responsibilities

  • Perform functional logic verification of an integrated SoC to ensure design will meet specifications.
  • Define and develop scalable and reusable block, subsystem, and SoC verification plans, test benches, and the verification environment.
  • Execute verification plans and define and run emulation and system simulation models to verify the design.
  • Replicate, root cause, and debug issues in the presilicon environment.
  • Collaborate and communicate with SoC architects, microarchitects, and RTL developers to improve verification.
  • Document test plans and drive technical reviews of plans and proofs with design and architecture teams.
  • Incorporate and execute security activities within test plans to ensure security coverage.
  • Maintain and improve existing functional verification infrastructure and methodology.
  • Absorb learning from postsilicon on the quality of validation done during presilicon development.

Benefits

  • Intel offers a comprehensive benefits package including competitive pay, stock programs, healthcare coverage, retirement plans, paid time off, parental leave, and programs supporting employee wellbeing and professional development.

Is this posting expired or inaccurate?