JobsSoC Logic Design Engineer
Intel logo

SoC Logic Design Engineer

Intel

Location

Austin, TX, Santa Clara, CA, Hillsboro, OR

Type

Full-time

Posted

7/22/2026

Compensation

$141,910 - $200,340 per year

Undergraduate with 5+ Years of Experience
Master's with 2+ Years of Experience
Approval 96.6%·Filings 2,117·New hires 632·
💎 Strong Sponsor
·FY 2025

Job description

As a SoC Logic Design Engineer at Intel, you will be instrumental in developing next-generation System on Chip designs. Your work will involve creating high-quality logic designs and optimizing performance for energy-efficient and secure solutions. You will be part of a leading-edge silicon engineering group focused on innovative semiconductor technologies. This role requires collaboration with various teams to ensure the successful integration and validation of SoC components.

Requirements

  • Bachelor's degree in Electrical Engineering, Computer Engineering, or a related specialized field with 4+ years of hands-on experience in logic design, RTL development, and microarchitecture implementation, or a Master's degree with 3+ years of experience in the same fields.
  • Experience with RTL coding languages such as Verilog.
  • Expertise in SoC integration, SoC clocking, and low-power design methodologies.
  • Hands-on experience with Clock Domain Crossing techniques and Network-on-Chip architectures.
  • Working experience with AMBA protocols such as CHI, AXI, AHB, and APB.

Responsibilities

  • Develop logic designs and RTL code for SoC blocks and subsystems aligned with architectural and microarchitectural specifications.
  • Integrate IP blocks and subsystems into comprehensive full-chip SoC designs.
  • Participate in the definition of architecture and microarchitecture features of the blocks being designed.
  • Optimize logic designs to meet power, performance, area, and timing goals using advanced tools and strategies.
  • Conduct quality checks to ensure design integrity and readiness for physical implementation.
  • Review verification plans to confirm accuracy in tested design features and implement corrective measures for failing RTL tests.
  • Apply secure development practices to address security models and objectives in hardware design.
  • Collaborate with IP providers to integrate and validate IPs at the SoC level.
  • Ensure quality assurance compliance for smooth IP/SoC handoff and design readiness.

Benefits

  • Intel offers a comprehensive benefits package including competitive pay, stock programs, healthcare coverage, retirement plans, paid time off, parental leave, and programs supporting employee wellbeing and professional development.

Is this posting expired or inaccurate?