Job description
The role involves leading and planning the Physical Design Flow for high-speed DDR and graphics in system-on-chip (SoC) products. The individual will focus on optimizing power utilization and performance while synthesizing complex requirements. This position requires collaboration with cross-functional engineering teams to ensure successful project execution and signoff closure for tapeout. The candidate will also participate in design reviews and project meetings to communicate and implement development plans.
Requirements
- Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or a related degree field
- Three years of experience in a related occupation
Responsibilities
- Lead floor planning, clock tree synthesis, place and route, and timing analysis and closure.
- Perform various physical verification checks such as LVS, DRC, and design-for-manufacturing.
- Provide schedules and support cross-functional engineering efforts.
- Act as a strong contributor in design reviews and project meetings.
- Communicate and implement a development plan.
Benefits
- Qualcomm offers competitive compensation, annual bonuses, stock programs, comprehensive healthcare coverage, retirement plans, wellness programs, parental leave, flexible work options, and professional development opportunities.
H-1B filing history
Public USCIS petition and DOL LCA counts · latest USCIS FY2026, LCA FY2026
Filing entity: Qualcomm Technologies Inc
As of Aug 23, 2026
Initial approvals
198
FY2026
Approval rate
98.1%
FY2026
LCA certified
59,278
FY2026
Entry-level share
0.0%
FY2026
Initial approvals YoY
-22%
Trend
LCA certified YoY
+30%
Trend
Initial approvals by fiscal year
Approval rate by fiscal year
Continuing vs initial approvals
LCA certified positions by quarter
LCA certified positions by fiscal year
Based on public USCIS and DOL filings; not a sponsorship guarantee.
Is this posting expired or inaccurate?
